Low Power Digital CMOS Design

Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation.